forked from OERV-BSP/u-boot
Ye Li
d680ac6cfd
Add iMX95 blkctrl clock driver which implements clocks for HSIOMIX blkctrl and LVDS blkctrl. Since multiple blkctrl device for different blkctrl may be enabled, and each has dedicated clock id from 0. We must enable CLK_AUTO_ID to avoid conflict on clock id. Signed-off-by: Ye Li <ye.li@nxp.com>
29 lines
1.0 KiB
Makefile
29 lines
1.0 KiB
Makefile
# Copyright 2018 NXP
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
obj-$(CONFIG_$(PHASE_)CLK_CCF) += clk-gate2.o clk-pllv3.o clk-pfd.o
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMX6Q) += clk-imx6q.o
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMX6UL) += clk-imx6ul.o
|
|
obj-$(CONFIG_CLK_IMX8) += clk-imx8.o
|
|
|
|
ifdef CONFIG_CLK_IMX8
|
|
obj-$(CONFIG_IMX8QXP) += clk-imx8qxp.o
|
|
obj-$(CONFIG_IMX8QM) += clk-imx8qm.o
|
|
endif
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMX8MM) += clk-imx8mm.o clk-pll14xx.o \
|
|
clk-composite-8m.o
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMX8MN) += clk-imx8mn.o clk-pll14xx.o \
|
|
clk-composite-8m.o
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMX8MP) += clk-imx8mp.o clk-pll14xx.o \
|
|
clk-composite-8m.o
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMX8MQ) += clk-imx8mq.o clk-pll14xx.o \
|
|
clk-composite-8m.o
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMX93) += clk-imx93.o clk-fracn-gppll.o \
|
|
clk-gate-93.o clk-composite-93.o
|
|
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMXRT1020) += clk-imxrt1020.o
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMXRT1050) += clk-imxrt1050.o
|
|
obj-$(CONFIG_$(PHASE_)CLK_IMXRT1170) += clk-imxrt1170.o
|
|
obj-$(CONFIG_CLK_IMX95_BLKCTRL) += clk-imx95-blkctrl.o
|